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SECTION 1 - INTRODUCTION
This document is a Design Specification for a gateway to
interconnect fiber optic local area networks (LAN's). This
document was developed by Computer Technology Associates (CTA)
Inc. for the National Aeronautics and Space Administration (NASA)
Goddard Space Flight Center (GSFC) under contract number NAS5-
28583.
1.1 Scope
The scope of th is Design S p e c i f i c a t i o n is to f u n c t i o n a l l y
d e f i n e the i n t e r n e t w o r k i n g protocols for a ga t eway device that
w i l l i n t e r c o n n e c t m u l t i p l e local a rea n e t w o r k s . Th i s
speci f ica t ion wi l l serve as input for p repara t ion of de ta i led
design specifications for the ha rdware and software of a gateway
device. General characteristics to be incorporated in the gateway
such as node address mapping, packet f ragmenta t ion , and gateway
rout ing fea tures are described. Implementat ion dependent features
such as dynamic versus static b u f f e r allocation schemes are not
addressed in this spec i f ica t ion . These are to be p repared in
subsequent p re l iminary and detailed design activities.
This Design Specification addresses a two phase approach for
deve lop ing the g a t e w a y f u n c t i o n a l i t y . In the f i r s t phase, the
g a t e w a y shall e m p l o y a connect ionless o r i en ted protocol for
ISO/OSI layer 3 (i.e., n e t w o r k ) . This shall be used for an
in i t ia l D e m o n s t r a t i o n capab i l i ty . Then in Phase 2 , the ga t eway
layer 3 p rocess ing shal l be a u g m e n t e d to handle O p e r a t i o n a l
requirements . This shall require a connection oriented protocol
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for the layer 3 in addition to the connectionless sublayer. The
inclusion of a connection oriented protocol enables support for
high throughput requirements such as digitized video or telemetry
data. In particular/ it provides for greater control by
preallocating resources and using virtual circuits for data
transmission.
Design specifications for the fiber optic LAN gateway
address generic characteristics to be incorporated in its design.
However, the gateway environment is ultimately expected to
include at least three LAN's currently under development for
NASA; namely:
100 Mbps Fiber Optic Demonstration System being developed
by Sperry for NASA
10 Mbps fiber optic LAN being developed in-house by NASA
Code 700
token ring fiber optic LAN being developed at Johnson
Space Center (JSC)
The gateway shall support internetworking between these three
systems as a minimum requirement.
The remainder of this section provides a list of relevant
documents for this specification. It also addresses the
requirement to adhere to the principles established by the
International Standards Organization (ISO) Open Systems
Interconnection (OSI) seven layer reference model.
The remainder of this Design Specification consists of four
additional sections which are supplemented with two appendices.
In Section 2, CTA presents background information for the three
LAN systems the gateway is required to support. Section 3 focuses
on the environment, interfaces, and assumptions for the gateway
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h a r d w a r e a n d s o f t w a r e . T h e g a t e w a y d e m o n s t r a t i o n phase
f u n c t i o n a l i t y is descr ibed in Sect ion 4. The last section
( S e c t i o n 5 } d e s c r i b e s t h e o p e r a t i o n a l i n t e r n e t w o r k i n g
funct ional i ty which shall be included in the gateway design. The
rationale for the specifications presented in Sections 4 and 5 is
suppl ied in Appendix A. In the appendix , CTA describes and
compares a l t e r n a t i v e ga teway a r ch i t e c tu r e s and r e c o m m e n d s an
architecture for implementation. Appendix B supplies the salient
characteristics of the FODS HSI and RS-232 user interfaces.
1.2 Relevant Documentation
Table 1.2-1 lists those documents ut i l ized by CTA to produce
th is Design Spec i f ica t ion . I n f o r m a t i o n in these documents was
also supplemented by informat ion f rom the Contracting Off icers
T e c h n i c a l R e p r e s e n t a t i v e ( C O T R ) a t s c h e d u l e d t e c h n i c a l
interchange and project status meetings.
f
1.3 Adherence to ISO/OSI Reference Model
The gateway design shall adhere to the ISO/OSI seven layer
reference model. Of the seven layers (Physical, Data Link,
Network, Transport, Session, Presentation, and Application), the
gateway design shall, incorporate layers one (Physical) through
three (Network). Higher layer protocols are incorporated in the
gateway only for network management purposes. -Network management
activities include the processing and delivery of network
statistics and diagonstic reports.
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TABLE 1.2-1: Relevant Documentation
Document
1. Fiber Optics Demonstration System
Critical Design Review
June 20,21, 1984
2. FODS System Specification
March 1985
3. Bus Interface Unit (BIU) Specification
May 6, 1985
4. FDDI Token Ring Media Access Control
Draft Proposed Standard
March 1, 1985
5. High Level Protocol Study
for Fiber Optic Local Area Network
June 4, 1985
6. Gateway Requirements Analysis
June 7, 1985
7. Code 700 Fiber Optic LAN
Design Notes
Source
Sperry Corporation
Sperry Corporation
Sperry Corporation
American National
Standards Committee
(X3T9.5 Committee)
CTA,Inc.
CTA,Inc.
NASA/GSFC, Code 700
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SECTION 2 - BACKGROUND INFORMATION
This section provides b a c k g r o u n d i n f o r m a t i o n on the three
L A N ' s the ga t eway is r e q u i r e d to suppor t : the Sper ry FOBS, the
GSFC Code 700 LAN, and the JSC LAN.
2.1 Sperry Fiber Optic Demonstration System
The Sperry Fiber Optic Demonstrat ion System (FODS) utilizes
a star c o n f i g u r a t i o n to in terconnect a m a x i m u m of 32 nodes. It is
designed to t ransmit data between nodes at 100 Mbps. User stations
are connected to the FODS via Bus I n t e r f a c e Uni t s ( B I U ' s ) . A BIU
is comprised of four subsystems: a High Speed Interface (HSI), a
Network Interface Unit ( N I U ) , a Front End Processor (FEP) , and an
RS-232 serial interface. The latter supports three independently
programmable / asynchronous I/O ports. The NIU handles layer 1 and
2 (i.e.. Physical and Data L i n k ) processing. L i m i t e d f u n c t i o n s
of t he N e t w o r k l a y e r ( l a y e r 3 ) a r e h a n d l e d by the FEP in
conjunction with the HSI and RS-232 ports to the user. The HSI is
a c u s t o m h i g h speed se r ia l I /O po r t . I t o f f e r s 32 M b p s
s y n c h r o n o u s s e r i a l da ta se rv ice f o r w i d e b a n d w i d t h u s e r
appl ica t ions . Each of the three RS-232 I/O ports is a hal f
duplex, asynchronous serial connection to the user , which support
speeds up to 9600 bps.
The star topology of the FODS is such tha t a t r a n s m i s s i o n by
one BIU, via the FODS star coupler, is s imultaneously received by
all other BIU's on the network. Wi th the exception of a broadcast
message to all B I U ' s , only the addressed BIU w i l l respond to a
transmission.
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U s e r s c o n n e c t e d to the FODS v ia the B I U ' s may be
sophis t icated host p rocessors / in te l l igen t w o r k s t a t i o n s , or
i n s t r u m e n t s w h i c h pe r iod ica l ly r epo r t the i r m e a s u r e m e n t s t o
another user on the ne twork .
Packet sizes up to a m a x i m u m of 2048 bytes / inc lud ing high
level protocol headers/ are supported by the FODS. Specifications
for packet formats and sizes as they are interchanged between BIU
and user are d e f i n e d in the Sperry documen ta t ion r e f e renced in
Section 1.2 of this Design Specification.
2.2 NASA/GSFC Code 700 Fiber Optic LAN
The Code 700 LAN at GSFC is c u r r e n t l y in the design stage.
It is i n t e n d e d to be a s tar based LAN capable of l O M b p s
t r ansmis s ion speeds. Up to TBD nodes wi l l be suppor ted by this
LAN. Users are connected to the LAN via BIU's. It is in tended
that an HSI or RS-232 I/O por t (bu t not bo th ) wi l l be avai lable
with each BIU to accommodate a user station (e.g./ host computer/
intelligent worksta t ion/ or instrument) . M a x i m u m packet sizes on
the Code 700 LAN are smal l e r than those on the FODS; a m a x i m u m of
144 Bytes per packe t is suppor ted . I n f o r m a t i o n on the Code 700
LAN has not been formal ly documented and is subject to change.
2.3 NASA/JSC Token Ring LAN
JSC is currently designing a high speed token ring LAN
capable of lOOMbps transmission speeds. Data Link layer protocol
for the JSC ring is defined by the Draft Proposed American
National Standard "FDDI Token Ring Media Access Control" (X3T9.5
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T e c h n i c a l C o m m i t t e e ) M a r c h 1 , 1985. One of the s a l i en t
c h a r a c t e r i s t i c s of the PDDI spec i f i c a t i on is t ha t the m a x i m u m
f r a m e l eng th is 4500 bytes. This is m o r e than tw ice the f r a m e
size of the FODS and approximately 30 times the size of the Code
700 LAN. A- "uch, packets originating at the JSC LAN and destined
for e i ther of the other two LAN's wi l l v e r y l ike ly requ i re that
they be fragmented into smaller packets.
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SECTION 3 - SCOPE
This specification defines the in te rne twork ing protocols to
be i m p l e m e n t e d in the ga teway . These protocols consist of two
sublayers:
- a connection-oriented sublayer spanning homogeneous LAN's /
- a connectionless sublayer spanning heterogeneous LAN's.
As noted in Section 2, the ga teway func t iona l i ty shall be
developed in two phases. The in i t i a l D e m o n s t r a t i o n phase shall
accommodate only the connectionless sublayer. Subsequent to this,
the Opera t ional phase shall then enhance this phase w i t h a
connection oriented sublayer.
F i g u r e s 3-la and 3-lb i l l u s t r a t e the g a t e w a y and i t s
functional interrelationship w i t h other LAN elements : BlU/host
combinations, independent BIU's , and other gateways. As shown in
F i g u r e 3-la/ the In i t ia l D e m o n s t r a t i o n Phase includes only a
connect ionless I n t e r n e t w o r k Pro tocol sub layer . The connect ion
oriented sublayer is null. Then, for the Operational Phase, this
is a u g m e n t e d by a connect ion o r i en ted (e.g., X.25) sublayer to
facilitate v i r tua l c i r c u i t service.
This section defines the interfaces the gateway is required
to support and assumpt ions r e g a r d i n g its design. The ga teway
shall i n t e r f a c e to a LAN by m e a n s of a BIU. Regard less of
i m p l e m e n t a t i o n , i t shall be a s s u m e d that the BIU only handles
layers 1 and 2 of the ISO/OSI 7 layer model. ISO/OSI layers 3 and
above shall be handled by devices connected to the BIU (i.e.,
host processor, intelligent works ta t ion , i n s t rumen t , or gateway).
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Protocol layers 1 and 2 are unique to each LAN. The layer 1
and 2 protocols for the BIU to gateway connection, however, are
assumed to be the same for all gateways connected to a given LAN.
For example, the gateway may be interfaced to the BIU by means of
either serial or parallel, synchronous or asynchronous I/O ports.
Implementations may be as diverse as high speed direct memory
access (DMA) channels or low speed RS-232 lines.
For the initial Demonstration phase, the layer 3 protocol
for each LAN shall employ only a connnectionless oriented
protocol. The concepts of the demonstration system described
above are illustrated in Figure 3-2. In this example, a personal
computer workstation (e.g., IBM PC) is connected to a FODS BIU
via a serial I/O port. A more sophisticated host processor (e.g.,
Intellimac IN/7000) is connected to a JSC/FDDI LAN via a high
speed interface. These two networks are coupled together by a
full host gateway implementation which also uses HSI's to
communicate with the FODS and JSC/FDDI LAN's. In this example,
the Intellimac host wishes to transmit data to the PC
workstation. The Intellimac builds packets of data which include
the Internetwork Protocol header (see Section 4). To make maximum
use of the JSC/FDDI bandwidth, the Intellimac generates packets
4500 bytes long (i.e., maximum JSC/FDDI packet size). The packets
include an Internetwork Protocol header identifying the packet
size and noting that they are not fragmented. Packets are routed
to the JSC/FDDI BIU connected to the FODS-JSC gateway. The
gateway accepts the packets and, by examining a LAN topology
definition table, determines where to route the packets and that
they must be fragmented to meet the smaller packet size
3-4
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l i m i t a t i o n of the FODS. The ga teway , t h e r e f o r e , is responsible
for f r a g m e n t i n g the 4500 byte packets into 2048 byte packets and
g e n e r a t i n g f r a g m e n t n u m b e r s and byte o f f s e t indices in the
Internetwork Protocol headers of each packet. Once routed to and
received by the PC w o r k s t a t i o n , the PC is then responsible for
co r rec t ly reassembl ing the packet f r a g m e n t s based upon the
I n t e r n e t w o r k Protocol header i n f o r m a t i o n ex t r ac t ed f r o m each
packet fragment.
The l aye r 3 p ro toco l fo r each LAN may d i f f e r , i n the
Operational phase. For example, in Figure 3-1, LAN's 1 and 2 are
identical. Thus , they may employ a connection or iented protocol
and u t i l i z e v i r t u a l c i r c u i t s to c r e a t e a pa th fo r packe t
transmission between nodes on the two LAN's. LAN 3, on the other
hand, may use a datagram or connectionless protocol to route and
f o r w a r d packets . The mix of connect ion and connectionless
p ro toco l s sha l l be a c c o m m o d a t e d by the g a t e w a y for the
Opera t iona l phase. I f two d i s s i m i l a r L A N ' s w h i c h both employ
v i r t u a l c i r c u i t s a r e i n t e r c o n n e c t e d b y t h e g a t e w a y , t h e
individual v i r tual circuits shall be terminated in the gateway.
Also, when a gateway interconnects a vir tual circuit oriented LAN
wi th a da tagram oriented LAN, the vir tual c i rcui t service shall
t e r m i n a t e at this j u n c t u r e . V i r t u a l c i r cu i t service shall be
suppor ted only w h e n a con t iguous path exists t h r o u g h LAN's and
gateways which support this service.
A n o t h e r cond i t ion a f f e c t i n g v i r t u a l c i r c u i t service i s
i n t e r c o n n e c t i n g t w o incompat ib le LAN's w i t h d i f f e r e n t m a x i m u m
packet sizes. In F i g u r e 3-1, LAN's 2 and 3 are i n c o m p a t i b l e due
to a d i f f e r e n c e in packet sizes accommoda ted by the respect ive
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networks . The gateway interconnecting these incompatible ne tworks
must f r a g m e n t each large packet f r o m LAN 2 into mul t ip le smaller
packets to accommodate LAN 3. Due to this incompatibi l i ty between
LAN's 2 and 3, the n e t w o r k layer mus t support a hybr id v i r t u a l
c i rcu i t and d a t a g r a m service. The la t ter shall be u t i l i z e d to
i d e n t i f y each f r a g m e n t w i t h a count or o f f se t in order to
p r o p e r l y s e q u e n c e t h e d a t a a n d a s s u r e p r o p e r p a c k e t
reconstruction by the end destination host processor for whom
they are intended. A new vi r tual circuit service must therefore
be established at this point and be m a i n t a i n e d un t i l another
i n c o m p a t i b l e n e t w o r k (e .g . / c o n n e c t i o n o r i e n t e d v e r s u s
connectionless; or fragmentat ion required) is encountered.
F i g u r e 3-3 i l l u s t r a t e s a r e p r e s e n t a t i v e t opo logy for
m u l t i p l y in te rconnec ted LAN's . The f i g u r e i l lus t ra tes the
fol lowing assumptions:
- gateways are implemented as independent processors (i.e.,
" f u l l host" i m p l e m e n t a t i o n versus in t e rconnec ted B I U ' s
f o r m i n g two gateway halves) - see Appendix A-
- multiple LANs may be interconnected
- the g a t e w a y - L A N i n t e r f a c e may d i f f e r among L A N ' s (i.e.,
one LAN may interface using a parallel mode while another
may interface in a serial mode)
- there may be more than one gateway per LAN
- more than one path may be d e f i n e d to enable one LAN to
c o m m u n i c a t e w i t h another (e.g., data f r o m LAN 1 may be
sent directly to LAN 3 or indirectly via LAN 2)
- a gateway may interconnect more than two LANs
3-7
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- transmission speeds of the LANs may d i f f e r
- LAN packet sizes may d i f f e r
- LAN protocol layers 1 and 2 may d i f f e r : the g a t e w a y
shall reconcile these d i f fe rences when exchanging packets
between LANs
- l a y e r 2 may p r o v i d e h i g h l y r e l i a b l e ( i .e . / low bi t
e r r o r r a t e ) y e t u n c h e c k e d (i.e., n o e r r o r d e t e c t i n g
checksum) service between the BIU and gateway
BIU's shall be responsible for receiving data f r o m and
t r a n s m i t t i n g data to the f i b e r optic LAN. The BIU may be an
integral component (e.g./ printed circuit board) of the device it
serves (e.g., hos t p r o c e s s o r , i n t e l l i g e n t w o r k s t a t i o n , o r
i n s t r u m e n t ) , or an independent , s tand-alone unit . In fac t , i ts
implementation may vary f rom one LAN node to another on the same
LAN. Func t i o na l l y , h o w e v e r , a l l B I U ' s w i t h i n a p a r t i c u l a r LAN
shall be identical. The interface between the BIU and the LAN is
a n e t w o r k in te r face un i t ( N I U ) which hand les the f ibe r optics
media access protocol. The i n t e r f a c e b e t w e e n the BIU and the
device i t serves (e.g., g a t e w a y ) may be e i t h e r ser ia l or
para l le l , synchronous or a synch ronous , or support f u l l or half
duplex communicat ion. However, it is assumed that only one such
i n t e r f a c e exists be tween a BIU and a ga teway . A BIU may support
several serial and/or parallel interfaces to other user devices
(e.g., host computers). As a m i n i m u m requirement , it shall be .pa
assumed that the BIU's are capable of in terfacing wi th the Sperry
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FODS, NASA/GSFC Code 700 LAN, and the NASA/JSC token ring LAN.
Appendix B describes ther salient characteristics of the FODS
High Speed Interface (HSI) and RS-232 interfaces to the user.
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SECTION 4 - DEMONSTRATION INTERNETWORKING FUNCTIONALITY
Section 4 of th is Des ign Spec i f i ca t ion focuses on the
f u n c t i o n a l c h a r a c t e r i s t i c s f o r a g a t e w a y D e m o n s t r a t i o n
capability. The fol lowing gateway functions are addressed in the
sections indicated below:
4.1 Routing and Data Transfer
4.2 Packet Fragmentation
4.3 Congestion Control
4.4 Network Management
Each section provides a brief narrat ive describing the funct ion.
Th is i s then f o l l o w e d by an I n p u t , P r o c e s s i n g , O u t p u t
specification supplemented wi th f igures ident i fy ing relevant data
structure contents.
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4.1 Routing and Data Transfer
The gateway shall be responsible for performing packet
routing using a connectionless (i.e., datagram) oriented network
protocol. Any packet received at the gateway intended for a node
on another LAN shall be processed and then forwarded via any
viable alternative route.
INPUT:
- All packets
- LAN Topology Table (Figure 4.1-1)
PROCESSING:
The gateway shall receive, process, and forward all packets
designated for a node on another LAN. The gateway shall examine
the destination address in the Internetwork Protocol packet
header, access the LAN topology table, and select a predesignated
path on which to forward the packet. The gateway shall prepend
this next local address to the packet, per the HSI specification
in Appendix B, and forward it.
OUTPUT:
Link address of the next gateway or
packet to layer 2 protocol
4-2
Figure 4.1-1: LAN Topology Definition Table Contents
For each destination address:
- alternative gateway address(es) for next gateway "hop" to
the end (i.e., far) destination
- characteristics of next LAN (i.e./ maximum packet size)
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4.2 Packet Fragmentation
The ga teway shall be capable of f r a g m e n t i n g packets it
receives in o rde r to f o r w a r d them to the next LAN which handles
smaller sized packets.
INPUT:
- any data or control packet too large for f o r w a r d i n g to
next LAN
- Internetwork Protocol Header f rom large packet
- LAN Topology Definit ion Table
PROCESSING:
When a gateway receives a packet, it shall e x a m i n e its LAN
Topology Def in i t i on Table (TDT) to d e t e r m i n e if the received
packet size can be accommoda ted by the next LAN. The TDT shall
indicate whether the next LAN handles dissimilar packet sizes and
t h u s r e q u i r e t h e g a t e w a y t o i n v o k e packe t f r a g m e n t a t i o n
processing, if packet fragmentation is required/ it shall be the
responsibi l i ty of the processor at the end des t ina t ion node to
correctly reassemble the original packet contents.
If the packet received by the ga teway is equal to or smal le r
than the maximum packet size accommodated by the next LAN, then
the ga teway shall s imply f o r w a r d it as descr ibed in Section 4.1 -
Routing and Data Transfer.
If the received packet is la rger than the largest packet
accommodated by the next L A N / the ga teway shall implemen t a
p rocedure to f r a g m e n t the received packet into N outgoing
packets. Each of the N outgoing packets (except possibly the last
packe t ) shall be as large as the largest packet wh ich can be
accommodated by the next LAN less the a m o u n t of I n t e r n e t w o r k
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Protocol header overhead. The ga teway shall record s u f f i c i e n t
informat ion in the In te rne twork Protocol Header to enable the end
destination node to correctly recombine all f r agmen t s of a
packet. This information shall be comprehensive enough to account
for the distinct possibility that packets may be received out of
t he i r p roper sequence at the end de s t i na t i on node. The
information contained in the Internetwork Protocol Header shall
include the following, as a minimum requirement:
- the total length of the packet i nc lud ing both header and
data fields
- a d a t a g r a m n u m b e r for the end d e s t i n a t i o n node to
determine which packet the fragment belongs to
- a field which identifies whether more f ragments are to
fol low (i.e., this f ie ld is set to 'more f r a g m e n t s ' for
all fragmented packets except the last)
- a f r a g m e n t o f f se t which ident i f ies the placement of the
fragment within the original packet
Optionally, each fragment shall also include a checksum for the
fragment header information field.
This is of special importance to assure the end destination
node correctly reassembles all fragmented packets.
OUTPUT:
- N packet f r agmen t s wi th updated In te rne twork Protocol
Header
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4.3 Congestion Control
The gateway shall invoke a congestion control algorithm to
accommodate fluctuations in traffic loading and differences in
LAN data rates. Congestion control shall be implemented by the
gateway when it has been determined that too many packets
saturate the gateway throughput capability. The strategy which
shall be implemented is a gateway initiated message to flow
control user devices.
INPUT:
- Buf fe r congestion index
- Table of active user processes
PROCESSING:
When the level of congestion in the ga teway b u f f e r has
changed (i.e., s ign i f i can ly increased or decreased) / the b u f f e r
manager shall pass to the gateway an updated b u f f e r control
index . Th i s index shal l t ake on a va lue of 0 to N ( T B D )
indicating the level of congestion in the gateway buf fe r .
The gateway shall prepare and forward an inte-r-LAN control
message to a management process in each host via connectionless
protocol service. This control message shall specify the buf fe r
control index.
Upon receipt of the control message, the management process
shall ad jus t f l ow control windows in the i r respective user
devices to reflect the new buf fe r congestion index.
OUTPUT:
- Inter-LAN control message
- Updated flow control windows (in user devices)
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4.4 Network Management
The gateway shall support network management functions.
Network management in the gateway shall be utilized to (1)
support systems management and (2) to perform layer management
for the physicalr data link, and network layers.
The demonstration gateway shall suppport one systems
management function, statistics processing. Statistics shall be
maintained by the gateway on buffer use, traffic volume and
rates, and errors.
INPUT:
- system management REQUEST packet
- timer expiration from Timer Services
- timer request f rom statistics and data transfer
- b u f f e r , t r a f f ic , and error information from data transfer
PROCESSING:
Upon t imer expiration or a request f rom systems management,
the ga teway shall send statistics w i t h counts on b u f f e r use,
number of packets, and number of errors for last T seconds (since
previous t imer expiration) or since the last systems management
request.
OUTPUT:
- statistics information for systems management
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SECTION 5 -OPERATIONAL INTERNETWORKING FUNCTIONALITY
Section 5 of this Design Specification focuses on the
operational functional characteristics the gateway is required to
support. The following gateway functions are addressed in the
sections indicated:
o 5.1 Rou t ing
o 5.2 Set-up Procedures
o 5.3 Data Transfer
o 5.4 Disconnect
o 5.5 Packet Fragmentation
o 5.6 Congestion Control
o 5.7 Network Management
o 5.8 Security
Each section provides a brief narrative describing the function.
This is then followed by an Input, Process, Output specification
augmented with tables/ data flow diagrams, and other figures as
necessary to fully describe each function.
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5.1 Routing
The ga t eway shall be responsible for p e r f o r m i n g packet
rout ing . All packet rou t i ng shall be over a v i r t u a l c i rcui t
established and maintained by the gateway until it receives and
processes a CLEAR_REQUEST which disconnects a specif ic , active
virtual circuit. The gateway shall have available all information
required to identify the number and characteristics of the LAN's
to which it is connected. The gateway shall implement a cyclic
routing algorithm which selects the next valid alternative path
for p a c k e t r o u t i n g each t i m e a v i r t u a l c i r c u i t i s to be
established. Once established, the gateway shall be responsible
for d e t e r m i n i n g the incoming vir tual c i rcui t number for any
packet, and mapping that circuit into an outgoing virtual circuit
number for packet forwarding.
INPUT:
- All packets
- Virtual Circuit Table (Figure 5.1-1)
- LAN Topology Table (Figure 5.1-2)
- Cyclic Routing Table (Figure 5.1-3)
PROCESSING:
The gateway shall receive and process CALL_REQUEST packets
per the set-up procedures def ined in Section 5.2. The selection
of the v i r t ua l c i rcu i t path shall be d e t e r m i n e d by a cyclic
routing algori thm implemented in the gateway. The gateway shall
examine its LAN Topology Table and select the next viable path to
the destination address specified in the CALL_J*EQUEST packet. For
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example* if three viable paths exist to the specified destination
address , then path 1 shall be used for the f i r s t CALL_REQUEST
packet , and paths 2 and 3 for the subsequent two CALL_REQUEST
packets received by the gateway specifying the same destination
address.
OUTPUT:
- Updated Cyclic Routing Table
- Link address of the next gateway
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Figure 5.1-1t Virtual Circuit Routing Table Contents
For each incoming virtual circuit:
- Host address (network ID, BIU address, port number)
- Host virtual circuit number
For each outgoing virtual circuit:
- Host address (network ID, BIU address, port number)
- Host virtual circuit number
Figure 5.1-2: LAN Topology Table
For each destination address:
- alternative gateway address(es) for next gateway "hop" to
the end destination address
Figure 5.1-3: Cyclic Routing Table
For each end destination address:
- list of alternative viable "hops" to next gateway
- index to next "hop" to be used by gateway
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5.2 Set-up Procedures
A v i r t u a l c i r cu i t connect ion shall be es tabl ished and
maintained for node-to-node communicat ion. As such, the gateway
shall pe r fo rm certain set-up procedures before t ransmit t ing data
to or rece iv ing data f r o m any other node. A mechan i sm u t i l i z i n g
CALL_REQUEST and CALL_CONFIRMATION packets shall be used for this
purpose. Successful comple t ion of the h a n d s h a k e completes the
set-up procedure and enables v i r tua l circuit communica t ion
be tween the two nodes. These setup packets could be based on
either X.25 or the ISO Class 4 Transport protocol.
INPUT:
- CALL_REQUEST packet (Figure 5.2-1)
- CALL_CONFIRMATION packet (Figure 5.2-2)
- REJECT packet (Figure 5.2-3)
- Virtual Circuit Table (Figure 5.2-4)
- Throughput Control Table (Figure 5.2-5)
- CLEAR^REQUEST packet (Figure 5.2-6)
- CLEAR_CONFIRMATION packet (Figure 5.2-7)
- packet expiration timer
PROCESSING:
When a virtual circuit is to be set up, the gateway shall
receive, process and forward a CALL_REQUEST packet. Upon receipt
of a CALL__REQUEST packet, the gateway shall attempt to allocate a
virtual circuit using its Virtual Circuit Table (VCT). If a
virtual circuit cannot be allocated, the gateway shall attempt to
preempt one of the virtual circuits in use. Preemption shall be
attempted for the virtual circuit which has a service priority
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lower than that of the incoming CALL_REQUEST packet. If there are
no candidates for preemption, the gateway shall issue a REJECT
packet to the source address specified in the CALL_REQUEST packet
and then exit this processing state. The reason for the reject
(i.e., lack of virtual circuit resource) shall be identified
in the REJECT packet.
If the capacity to support a virtual circuit is available,
the gateway shall flag that it is temporarily allocated in the
Virtual Circuit Table. Buffer space shall also be temporarily
•
allocated at this t ime. The ga teway shall also e x a m i n e - the
service class field within the CALL_REQUEST packet. The gateway
shall compare the service class requested to the total throughput
current ly allocated in the Throughput Control Table (TCT). If the
addi t ion of the requested service class does not exceed the
m a x i m u m t h r o u g h p u t for the ga teway , the ga teway shall add this
r e q u e s t to the TCT. The g a t e w a y sha l l t h e n f o r w a r d the
CALL_REQUEST packet to the next LAN. Subsequent rece ip t of the
CALL_CONFIRMATION packet, in the re turn direction, by the gateway
shall cause the vir tual circuit and associated b u f f e r space to be
permanently allocated for the durat ion of the vir tual circuit.
If the requested service class exceeds the total throughput
available, the gateway shall examine the TCT entries to determine
if an ongo ing v i r t u a l c i r cu i t can be p reempted and issue a
CLEAR_REQUEST packet to tear-down one of the vir tual circuits.
The CLEAR_#EQUEST packet shall be issued to one of the two nodes
communicat ing over a vir tual circuit selected by the gateway. A
field wi th in the CLEAR_REQUEST packet shall ident i fy the reason
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for this tear-down request. The gateway shall temporarily
allocate the virtual circuit in the VCT, the required buffer
spacer and the requested service class in the TCT for the
CALL_REQUEST packet. The CALL_REQUEST packet shall then be
forwarded to the next LAN after the gateway has received a
CLEAR_CONFIRMATION packet from the reverse direction.
The virtual circuit for which the CLEAR_REQUEST was issued
shall be chosen by an algorithm which selects the virtual circuit
with the least traffic volume and service class priority. It
shall be the responsibility of the two end-point communicating
nodes to complete the tear-down process for the virtual circuit.
Figure 5.2-8 illustrates the steps taken by the gateway for
the various conditions described above.
OUTPUTS:
- CALL_REQUEST packet ( forwarded)
- CALL_CONFIRMATION packet ( forwarded)
- REJECT packet
resource allocation (tentative)
resource allocation (actual)
updated Throughput Control table
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Figure 5.2-1: CALL REQUEST Packet Contents
Packet Type: CALL^REQUEST
Use: Vi r tua l Call Set-up
Contents:
- control/data field packet identifier (i.e./ control)
- control packet type field (i.e./ CALL^REQUEST)
- virtual circuit number
- source address ( n e t w o r k ID, node address , I/O port to
user)
- destination address (network IDr node address, I/O port to
user)
- service class request
- service priority
- service type (ful l /half duplex)
- maximum packet size to be transmitted
Figure 5.2-21 CALL CONFIRMATION Packet Contents
Packet Type: CALL_CONFIRMATION
Use: To t r i g g e r p e r m a n e n t a l loca t ion of v i r t u a l c i r c u i t and
associated buf fe r s within the gateway
Contents:
- control/data field packet ID (i.e., 'control ' )
- control packet type (i.e., CALL_CONFIRMATION)
- vir tual circuit number
- source address - network ID, node ID, I/O port to user
- dest inat ion address - n e t w o r k ID, node ID, I/O port to
user
- service class request
- service priority
- service type (full/half duplex)
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Figure 5.2-3: REJECT Packet Contents
Packet Type: REJECT
Use: Gateway cannot set up virtual circuit
Contents:
- control/data field packet ID (i.e./ 'control')
- control packet type field (i.e., REJECT)
- virtual circuit number
- source address - network ID, node ID, I/O port to user
- destination address - network ID, node ID, I/O port to
user
- service class request
- service priority
- service type (full/half duplex)
- reject code - i.e., reason for the reject such as:
- virtual circuit unavailable
- service class throughput requirements unavailable
- CALL_CONFIRMATION receipt timeout
Figure 5.2-4: Vi rtual Circuit Table Contents
For each virtual circuit:
- Incoming BIU address (Network ID, Node, and Port)
- Corresponding input virtual circuit number
- Outgoing BIU address (network ID, NOde, and Port)
- Corresponding output virtual circuit number
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Figure 5.2-5; Throughput Control Table, Contents
For each I/O port supported by the gateway:
- Maximum Throughput Rating (bits or Bytes per second)
- Number of Virtual Circuits
- Estimated Throughput Requirement for each Virtual
Circuit (i.e., service class)
- Data Priority for each Virtual Circuit
- Full/Half Duplex capability
Figure 5.2-6; CLEAR REQUEST Packet Contents
Packet Type: CLEAR_J*EQUEST
Use: To initiate a tear-down of a virtual circuit currently in
use
Contents:
- control/data field packet (i.e., 'control')
- control packet type (i.e., ' CLEAR_J*EQUEST')
- virtual circuit number
- source address - network ID, node ID, I/O port to user
- destination address - network ID. node ID, I/O port to
user
- service class
- service priority
- service type (i.e., full/half duplex)
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Figure 5.2-7; CLEAR CONFIRMATION Packet Contents
Packet Type: CLEAR_CONFIRM
Use: To c o n f i r m t ea r -down of v i r t u a l c i r cu i t when ga t eway has
preempted its use for higher priority user.
Contents:
- control/data field packet (i.e., ' con t ro l ' )
- control packet type (i.e., 'CLEAR_CONFIRMATION')
- vir tual circuit number
- source address - network ID, node ID, I/O port to user
- des t ina t ion address - n e t w o r k I D , • n o d e ID, I/O port to
user
- service class request
- service priority
- service type (i.e., full/half duplex)
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5.3 Data Transfer
The g a t e w a y shal l be capable of r e c e i v i n g and f o r w a r d i n g
packets f rom one LAN to the another.
INPUT:
- DATA_PACKET
- control packets (e.g., acknowledgements)
- Virtual Circuit Table
PROCESSING:
The gateway shall receive and detect DATA_PACKETs and
control packets (e.g.f acknowledgements). Upon receipt, the
gateway shall: examine the virtual circuit number of the incoming
packet; determine the outgoing virtual circuit number from the
VCT; change the virtual circuit address for the next LAN; prepend
the local destination address for the next gateway or user node;
and then forward the packet.
OUTPUT:
- DATA_PACKET
- control packets
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5.4 Disconnect
The gateway shall be capable of receiving, recognizing, and
processing CLEAR_£EQUEST packets. These packets shall be used to
tea r -down the v i r t u a l c i r c u i t spec i f i ed by the CLEAR_REQUEST
packet.
INPUT:
- CLEAR_REQUEST packet
- Virtual Circuit Table
- Throughput Control Table
PROCESSING:
When the gateway receives a CLEAR_REQUEST packet, it shall
initiate a process to tear-down the virtual circuit specified
within the packet. The gateway shall temporarily deallocate the
specified virtual circuit and associated buffers. It shall also
flag the entry in the TCT to reflect its potential to honor
higher throughput CALL_REQUEST packets. Upon receipt of a
CLEAR_CONFIRMATION packet for the corresponding virtual circuit
number or upon expiration of a timer for the CLEAR-_CONFIRMATION
packet receipt, the gateway shall proceed with the deallocation
of buffers and the removal of the virtual circuit entry from the
Virtual Circuit Table. The TCT shall similarly reflect the
deletion of the virtual circuit and a higher gateway throughput
availablity.
OUTPUT:
- temporarily/permanently deallocated virtual circuit
- temporarily/permanently deallocated buffers
- CLEAR_REQUEST packet forwarded to next LAN
- initiation of CLEAR_CONFIRMATION expiration timer
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5.5 Packet Fragmentation
The gateway shall be capable of fragmenting packets it
receives in order to forward them to the next LAN which handles
smaller sized packets.
INPUT:
- any packet too large for forwarding to next LAN
- LAN Topology Definition Table
PROCESSING:
When the gateway receives a packet/ it shall examine its LAN
Topology Definition Table (TDT) to determine if the received
packet size can be accommodated by the next LAN. The TDT will
indicate whether the next LAN handles dissimilar packet sizes and
thus require the gateway to invoke packet fragmentation
processing.
If the packet received by the gateway is equal to or smaller
than the maximum packet size accommodated by the next LAN, then
the gateway simply forwards the packet without fragmenting it.
If the received packet is larger than the largest packet
accommodated by the next LAN, the gateway shall implement a
procedure to fragment the received packet into N outgoing
packets. Each of the N outgoing packets shall be as large as the
largest packet which can be accommodated by the next LAN less the
amount of required header information overhead. The gateway
shall prefix each fragmented packet with a header containing
sufficient information to enable the far destination host
processor to correctly recombine all fragments of a packet. This
information shall include, as a minimum:
5-15
- the total length of the packet including both header and
data fields
- a datagram number for the host to determine the fragment
to which the packet belongs
- a field identifying whether more fragments are to follow
(i.e., set for all fragments except for the last)
- a fragment offset to identify the placement of the
fragment within the original packet
Optionally, each fragment shall also include a checksum for the
fragment header information field.
The process of packet fragmentation is illustrated in Figure
5.5-1.
OUTPUT:
- N packet fragments with packet reassembly information
forwarded to the next LAN
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Figure 5.5-1: Packet Fragmentation Processing Example
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5.6 Congestion Control
The gateway shall invoke a congestion control algorithm to
accommodate fluctuations in traffic loading and differences in
LAN data rates. Congestion control shall be implemented by the
gateway when it has been determined that too many packets
saturate the gateway throughput capability. The strategy which
shall be implemented is a gateway initiated message to flow
control user devices.
INPUT:
- B u f f e r congestion index
- Table of active user processes
PROCESSING:
When the level of conges t ion in the g a t e w a y b u f f e r has
changed (i.e., s i g n i f i c a n l y increased or dec reased) , the b u f f e r
m a n a g e r shall pass to the g a t e w a y an upda ted b u f f e r cont ro l
i n d e x . T h i s i n d e x sha l l t a k e on a v a l u e of 0 to N ( T B D )
indicating the level of congestion in the gateway buf fe r .
The gateway shall prepare and f o r w a r d an inter-LAN control
message to a m a n a g e m e n t process in each host w h i c h has a use r
process with an active vir tual circuit through the gateway. This
control message shall specify the b u f f e r control index.
Upon receipt of the control message, the management process
shall a d j u s t f l o w control w i n d o w s in t he i r respect ive user
devices to reflect the new b u f f e r congestion index.
OUTPUT:
- Inter-LAN control message
- Updated f low control windows (in user devices)
5-18
5.7 Network Management
T h e g a t e w a y sha l l suppor t n e t w o r k m a n a g e m e n t f u n c t i o n s .
N e t w o r k m a n a g e m e n t in the ga teway shall be u t i l i z e d to (1)
support systems management and (2) to perform layer management
for the phys ica l , data l i nk , and n e t w o r k layers.
The gateway shall suppport two forms of systems management:
d i a g n o s t i c s a n d s t a t i s t i c s p r o c e s s i n g . D i a g n o s t i c s sha l l
facilitate hardware fault detection and isolation as well as loop
back tests to check for c i r cu i t c o n t i n u i t y and in tegr i ty .
Sta t is t ics shall be m a i n t a i n e d by the g a t e w a y on b u f f e r use f
t r a f f i c volume and rates/ and errors.
Layer management func t ions to be provided in the ga teway
shall include: resource allocation and timer services.
INPUT:
- system management REQUEST packet
- timer expiration from Timer Services
- t imer request f r o m statistics and data t ransfer
- b u f f e r , t r a f f i c , and e r ro r information f r o m data t rans fe r
PROCESSING:
Upon timer expiration or a request f rom systems management,
the g a t e w a y shall send s ta t is t ics w i t h coun t s on b u f f e r use,
number of packets, and number of errors for last T seconds (since
previous t imer expirat ion) or since the last systems management
request.
Upon reques t f r o m sys tems m a n a g e m e n t , t he g a t e w a y shal l
execu t e speci f ied d iagnos t i cs and r e t u r n resu l t s to sys tems
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m a n a g e m e n t . The g a t e w a y shal l , upon reques t f r o m sys tems
m a n a g e m e n t , loop back packets to sys tems m a n a g e m e n t . Loop back
shall be supported in either of two modes:
- one-shot packet loop-back (i.e., ga teway loops-back the
control packet requesting loop-back)
- continuous packet loop-back (i.e., the gateway loops back
all packets f r o m the source address unt i l instructed to do
otherwise)
Figure 5.7-1 illustrates the loop-back process. Thus, the gateway
shall be capable of m a i n t a i n i n g a v i r t u a l c i r cu i t w i t h the
systems management process.
U p o n r e q u e s t f r o m s e t u p , t h e g a t e w a y s h a l l p r o v i d e
r e q u e s t e d r e s o u r c e s and ID or i n d i c a t e t ha t t h e y a re no t
avai lab le to the set up. The g a t e w a y shall also provide T o u t i n g
data by using the LAN toplogy table.
The gateway shall not i fy statistics and data t ransfer when a
desired time interval has elapsed.
OUTPUT:
- diagnostic results to systems management
- loop-back packet (s) for systems management
- statistics informat ion for systems management
- resource ID/ permission to set up (and indirectly to data
t r ans fe r , f ragmentat ion, and rout ing)
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Figure 5
.7-1: Loop-back Processing
Control Pocket with Loop-back Reguested
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5.8 Security
The g a t e w a y shal l i n c o r p o r a t e a m i n i m a l f o r m of s ecu r i t y .
Securi ty shall be incorporated in the gateway to assure that only
author ized node pairs are permitted to communicate.
INPUT:
- CALL_REQUEST packet
- Gateway security access matrix (Figure 5.8-1)
PROCESSING:
The gateway shall honor a CALL_REQUEST set up packet only
after it has found an entry in its GWSECURE matrix (Figure 5.8-1)
granting CALL_REQUEST permission. If the gateway is unable to
grant access between the two nodes/ it shall return a "DENIED"
condition code to the calling routine indicating a security
access violation. The gateway set-up processing (Section 5.2)
shall issue a REJECT packet to the source address and include the
"DENIED" condition code as the reason for the rejection.
Otherwise, the gateway shall return a "GRANTED" condition code
and proceed with the CALL_REQUEST processing as defined in
Section 5.2.
OUTPUT:
- Condition code indicating security access "GRANTED" or
"DENIED"
5-22
Figure 5.8-1: GWSECURE Securi ty Access M a t r i x
SOURCE
NETWORK
ADDRESS
DESTINATION
NETWORK
ADDRESS
B
A
B
C
D
E
F
X X X X X
X X X X X
NOTES: 1. LAN's C,D,E, and F may communicate with all
other LAN's
2 . L A N ' s A and B may on ly c o m m u n i c a t e w i t h
each other
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APPENDIX A - GATEWAY ARCHITECTURE ALTERNATIVES
This appendix summarizes the information supplied in this
appendix supplies the rationale for the selection of the gateway
architecture specified in Sections 4 and 5 of this Design
Specification. Various alternative architectural implementations
for interconnecting heterogeneous LAN's are described.
Two candidate architectures for internetworking are the
"full host" and the "half host" gateway. These architectures are
illustrated in Figure A-l. In the full host implementation, the
gateway is an independent host processor connected to Bus
Interface Units (BIU's) on the LAN's it services. This design may
be implemented such that the gateway is a single host computer
interconnecting two or more LAN's. Alternatively two BIU's, one
from each of two LAN's, directly coupled without any intervening
host processor form a half host gateway implementation. In this
case, the gateway is a shared resource between the two LAN's.
Since an intervening host does not exist in this architecture,
higher performance than a full host implementation will be
realized. Additional host hardware is eliminated in this
architecture which can result in a cost savings. On the other
hand, each BIU half acting as a gateway must now be enhanced with
software modifications to provide the gateway functions. Hardware
modifications, such as additional memory for buffering, and
possibly a higher performance processor may be likely. In
summary, the advantages of the full host gateway over the half
host gateway are:
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ALTERNATIVE GATEWAY ARCHITECTURES
FULL VS HALF HOST
FIGURE A-l
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- the gateway now appears as a host processor to each LAN it
services,
- no hardware or software modification to the existing BIU's
is required to implement this architecture.
- greater flexibility to accommodate various types of LAN's
- modular architectural approach
- architecture is not constrained to any particular BIU,
- full host may interconnect more than 2 LAN's/
- may accommodate either serial or parallel interfaces to the
BIU.
The principal disadvantages for the full host implementation are:
- the introduction of a full computer system and the cost of
acquiring and maintaining it,
- lesser performance than half host since additional host
processing is required in the full host,
- from an administrative point of view, the question of who
owns and operates the gateway also becomes an issue.
A candidate for implementing the full host gateway is
illustrated in Figure A-2. The full host gateway is comprised of
a CPU (e.g., Motorola 68000 or Intel 286), RAM, DMA support, and
two HSI channels. Interboard communication is over a Multibus,
VME, or similar commercially available bus. Packets received via
one HSI board are buffered in RAM under DMA control, processed by
the CPU, and then retransmitted to the next LAN via the second
HSI port. An RS-232 port to a keyboard CRT may be used to monitor
gateway activity and permit a degree of operator control over
gateway operation.
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It is i m p o r t a n t to note that a l i m i t a t i o n exis ts in both
gateway archi tec ture alternatives in that a non-error controlled
interface such as an HSI, is ut i l ized to interface the BIU to the
gateway. Thus , there is no e r r o r hand l ing capab i l i ty be tween
pairs of HSI's. Data transmissions take place over a high speed,
serial in te r face . A l t h o u g h the HSI bit e r ror rate is low, an
e r r o r in t r ansmis s ion is still possible. Data across th is
in t e r f ace is thus unchecked . A ga teway may receive a p e r f e c t l y
val id packet and in the course of f o r w a r d i n g i t to the next LAN
B I U , via i ts HSI por t , i n t r o d u c e one or more bi t e r ro rs . This
l i m i t a t i o n is not un ique to the HSI , but to any unchecked I/O
device. It is therefore an important consideration for any other
interface implementation which does not append an FCS, checksum,
or o ther data qual i ty indicator when t r a n s m i t t i n g f r a m e s . To
amel io ra t e this l i m i t a t i o n , a s o f t w a r e checksum could be
incorporated into the ne twork layer header. For example a cyclic
r e d u n d a n c y c h e c k s u m could be e m p l o y e d to detect such e r r o r s .
H o w e v e r , th is in t roduces s i g n i f i c a n t processing load in the
gateway.
Independen t of the specif ic a r c h i t e c t u r a l implementat ion,
there exis ts certain issues which mus t be addressed for the
ga teway design. These issues concern r o u t i n g , v i r t u a l c i r c u i t
set-up p r o c e d u r e s , data t r a n s f e r , v i r t u a l c i r cu i t d i sconnec t ,
packet f r agmenta t ion to accommodate diss imilar LAN's, congestion
control, ne twork management , and security. Each of these issues
is discussed below.
The g a t e w a y m u s t be capable of r o u t i n g packe t s f r o m the
designated source address to the designated destination address.
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Obvious ly this is not an issue if on ly one pa th ex is t s be tween
s o u r c e and d e s t i n a t i o n . T h i s i s p r o b a b l y the case in the
demons t ra t ion system but not the opera t ional system. H o w e v e r /
when more than one path may be t a k e n , the g a t e w a y m u s t be capable
of d e t e r m i n i n g , se lec t ing , and f o r w a r d i n g packets over one of
these a l t e rna t ive paths. The g a t e w a y does not w a n t to a lways
select the same path or bias i ts packet r o u t i n g to any p a r t i c u l a r
path since it may very wel l cause a congest ion prob lem for one
LAN and under-ut i l ize a l ternat ive LAN's. The gateway could make
use of per iodic s tat ist ics messages i d e n t i f y i n g the degree of
t r a f f i c for each LAN. The ga teway could t h e r e f o r e m a k e the best
decision to select the least congested route avai lable . The
principal t rade-off is implementa t ion t ime and cost versus the
need for an opt imal route selection. For the D e m o n s t r a t i o n
ga teway a r c h i t e c t u r e , i t is r e c o m m e n d e d that a r a n d o m r o u t i n g
algorithm be implemented if multiple routes are available. This
a l g o r i t h m selects the next v iab le g a t e w a y 'hop' r a n d o m l y and
therefore distr ibutes the packet t r a f f i c over more -than one LAN.
This me thod is consistent w i t h a connect ionless protocol since
the datagrams are not guaranteed to a r r ive at the end destination
node in order. The Operational gateway archi tec ture shall employ
a c o n n e c t i o n o r i e n t e d p ro toco l w h e r e poss ib le . For t h i s
archi tectural imp lemen ta t ion , a cyclic rou t ing a lgor i thm is
recommended. This algori thm selects each viable alternative route
for each CALL_REQUEST set-up.
Vir tual c i rcui t service is preferred over da tagram service
for the Opera t iona l g a t e w a y a r c h i t e c t u r e . The p r inc ipa l reason
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for this is to accommodate high speed service classes such as
digitized video data. As such, virtual circuit service requires
that the gateway perform certain set-up procedures in order to
establish a virtual circuit number, and allocate buffers and
other resources as necessary before it is able to receive and
forward data and control packets. A standard upon which the
virtual circuit handling can be based is the is the X.25 network
layer protocol. Set-up requires the recognition, processing, and
forwarding of CALL_REQUEST and CALL_CONFIRMATION packets to
establish the two-way virtual circuit handshaking between nodes
on different LAN's. Alternatively the ISO Class 4 transport
protocol could also be used.
Once a virtual circuit is established, the gateway must then
support the data transfer phase. The gateway must be capable of
recognizing an incoming data or control packet and its associated
virtual circuit and forwarding it to the next LAN via the
outgoing virtual circuit number maintained in the gateway's
virtual circuit table.
Once a virtual circuit is no longer required, the gateway
must be capable of disconnecting the virtual circuit. The gateway
must therefore be capable of recognizing and processing
CLEARJREQUEST and CLEAR_CONFIRMATION packets from either pair of
communicating nodes. The CLEAR_REQUEST packet initiates a process
in the gateway to remove the virtual circuit routing information
in the virtual circuit routing table and the deallocation of
buffers and other resources.
When a gateway must interface LAN's handling dissimilar
packet sizes, the gateway must be capable of fragmenting large
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packets into multiple smaller packets. A key implementation issue
is to supply a sufficient amount of information with each
fragment to assure that they can be correctly reassembled by the
destination host processor. One mechanism to accomplish this is
to introduce an additional network protocol sublayer. A standard
which is successfully used to address this problem is the
connectionless Internet Protocol. This header identifies the
length of the entire packet to be transmitted as fragments. It
also provides the offset into the packet of the first byte of
each packet fragment.
Congestion control is another issue the gateway architecture
must consider when too many packets saturate the gateway
processor. The simplest solution to this problem is to flow
control the user devices sending data through the gateway. By
issuing a packet to the user devices indicating the level of
congestion at the gateway, the user devices can then reduce the
data flow through the gateway until the congestion is reduced.
The gateway can then issue another congestion control packet to
user devices when it can accommodate additional packet
processing.
Network management includes processing capabilities to
determine network traffic statistics, LAN operational status
(i.e., up or down), diagnostic processing, and other similar
functions. This function can easily become a large, sophisticated
process for any network. For the initial operational gateway
design, it is recommended that the gateway support limited .pa
diagnostic and statistics processing. These two functions will
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provide insight into implementation bottlenecks and overall
performance.
Security is another function which can easily become a
large/ sophisticated gateway capability. Password access control,
node-to-node authorization access control/ and gateway data
encryption/decryption are just some of the forms of security
control the gateway may exercise. For the Operational gateway
implementation/ and in keeping with a simple architectural
approach, it is recommended that the gateway maintain a node-to-
node access authorization matrix. This matrix relates source node
addresses to destination node addresses for all LAN's. An entry
in the matrix provides a simple "yes"/"non authorization for the
gateway to honor a CALL_REQUEST packet before setting up a
virtual circuit.
A-9
APPENDIX B - PODS INTERFACE CHARACTERISTICS
The i n t e r f a c e between the FODS HSI and a user (e.g., host
processor or g a t e w a y ) consists of a header f o l l o w e d by up to 2 0 4 8
byes of data. The header is 32 bits long and identif ies the:
- network ID,
- BIU address, and
- port number
of the destination address for the packet. This address is the
local destination address (i.e., "this" network) for the packet
to be transmitted. Packets received by the HSI contain the same
header information, but identify the local network source address
for the received packet.
RS-232 packet formats contain the same header information as
HSI packets. The header is immediately followed, however, by a
count of the number of bytes in the subsequent information field.
These formats are illustrated in Figure B-l. Detailed
descriptions may be found in the FODS System Specification
referenced in Section 1 of this document.
B-l
^~ •
W
0)
4J
>1
CQ
00
^3*
o
(N
VI
<;
EH
<
Q
CC
U
Q
<
W
3C
/
/
/
/
'
W
4->
•r4
A
(N
n
V\\
4-»
Wl
O
a,
o
M
W
U)
n vR M
CQ 'O
t>
<
X
Vn
O
S Q
•P M
Q)
2
-P
(0
E
>H
O
[L,
0)
U
(0
M-i
i-i
0)
4-1
C
M
M
U5
tc
(0
•o
4->
IT>
0
l/%
c
o
I/I
in
'ii/^
c
•e
L.
»—
l»-
O
V.
fl^
JO
3
Z
in
1/1
(U
U
•o
•o
<
c
o
«->
•TJ
c
4->
<SI
%o
l^
c
0
m vi
^> >A
^^ Irt
0 E
• in
S £S 2
VO 4-1
, CO
V ™
0
' CSJ
Vf
V
4->
t/i (0§ g
- M 0
*" in D-i
2'1 S
vO ifl (0
•— t. 4-» 14-1
*-" (C HCM e «u
^ t, 4-»
' 0 C
Cl-i M
0) CO
U Q
«" 03 O
! "
in m m (1)
*-* in O in 4J ••
•— — — • ai c ,_i
in j* X) Q *"• '
•<r c i- -o — - CQ
rvi <o o >o (N
*- i L m tt)
" S 2 X - 2
n z to r> 1 3
LO a^
a: -H
u.
XI
B-2
